IEC 63011-1:2018 ED1

Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

Publication date:   Nov 28, 2018

General information

60.60 Standard published   Nov 28, 2018

IEC

TC 47/SC 47A

International Standard

31.200   Integrated circuits. Microelectronics

Buying

  Published

PDF - €96.80

  English   French  



Buy

Scope

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

Life cycle

NOW

PUBLISHED
IEC 63011-1:2018 ED1
60.60 Standard published
Nov 28, 2018