Defines a mechanism for the test of core designs within a system on chip (SoC).This mechanism constitutes a hardware architecture and leverages the core test language (CTL)to faciliate communication between core designers and core integrators.
PUBLISHED
IEC 62528:2007 ED1
60.60
Standard published
Nov 7, 2007