Menu

0

prENV 50283

Level-0 VHDL synthesis syntax and semantics

General information

50.98   Project deleted   Jul 8, 1997

CENELEC

CLC/TC 217 Electronic Design Automation (EDA)

Pre Standard

35.060   Languages used in information technology

Life cycle

NOW

ABANDON
prENV 50283
50.98 Project deleted
Jul 8, 1997