IEC TR 61189-5-506:2019 ED1

Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501

Publication date:   Jun 26, 2019

General information

60.60   Standard published   Jun 26, 2019

IEC

TC 91

Technical Report

31.180   Printed circuits and boards

Buying

  Published

PDF - €193.60

  English  



Buy

Scope

IEC TR 61189-5-506:2019(E) is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.

Life cycle

NOW

PUBLISHED
IEC TR 61189-5-506:2019 ED1
60.60 Standard published
Jun 26, 2019