IEC 62050:2005 ED1

VHDL Register Transfer Level (RTL) synthesis IEC 62050:2005 ED1

Publication date:   Jul 19, 2005

95.99   Withdrawal of Standard   Aug 4, 2010

General information

95.99   Withdrawal of Standard   Aug 4, 2010

IEC

TC 91

International Standard

25.040.01   Industrial automation systems in general | 35.240.50   IT applications in industry

Buying

Withdrawn

Language in which you want to receive the document.

Scope

Specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.

Life cycle

NOW

WITHDRAWN
IEC 62050:2005 ED1
95.99 Withdrawal of Standard
Aug 4, 2010




Access Genorma App Everywhere

Get fast and easy access to top European and International standards (EN, ISO, IEC) via your mobile phone, tablet or the web.