IEC 61691-6:2009 ED1

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

Publication date:   Dec 14, 2009

General information

99.60 Withdrawal effective   Jun 8, 2021

WPUB   

IEEE

TC 91 Electronics assembly technology

International Standard

25.040.01   Industrial automation systems in general | 35.060   Languages used in information technology

Buying

Revised

Language in which you want to receive the document.

Scope

IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.

Life cycle

NOW

WITHDRAWN
IEC 61691-6:2009 ED1
99.60 Withdrawal effective
Jun 8, 2021

REVISED BY

PUBLISHED
IEC 61691-6:2021 ED2